Resistive sensor arrays are formed by a large number of individual sensors which are distributed in different ways. This paper proposes a direct connection between an FPGA and a resistive array distributed in M rows and N columns, without the need of analog-to-digital converters to obtain resistance values in the sensor and where the conditioning circuit is reduced to the use of a capacitor in each of the columns of the matrix. The circuit allows parallel measurements of the N resistors which form each of the rows of the array, eliminating the resistive crosstalk which is typical of these circuits. This is achieved by an addressing technique which does not require external elements to the FPGA. Although the typical resistive crosstalk between resistors which are measured simultaneously is eliminated, other elements that have an impact on the measurement of discharge times appear in the proposed architecture and, therefore, affect the uncertainty in resistance value measurements; these elements need to be studied. Finally, the performance of different calibration techniques is assessed experimentally on a discrete resistor array, obtaining for a new model of calibration, a maximum relative error of 0.066% in a range of resistor values which correspond to a tactile sensor.
Introduction
An important number of sensors are based on the variation of resistance values shown due to the passage of an electric current, depending on a physical magnitude which is measured. These are resistive sensors, which can be classified according to their applications. They can be tactile sensors [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] , temperature sensors [11, 12] , gas detectors [13] [14] [15] or for other substances [16, 17] . In order to obtain the desired information, sometimes a single sensor can be enough. Several sensors are necessary in other occasions. For example, tactile sensors used in applications such as skin emulation or robotic hands (where large surfaces need to be scanned) are usually formed by an array with a large number of individual sensors. Substance detectors are also usually formed by a large number of sensors.
One of the main problems of resistive sensor arrays is that they need a large number of components and complicated wiring for the circuits which measure the different resistances. There are also numerous circuits carrying out signal conditioning and analog-to-digital conversion of the information for its subsequent processing. In principle, for a single access (SA) configuration 2¨M¨N cables from the sensor to the circuit are needed, although one of them is normally shared by all sensors [10] so they are reduced to M¨N + 1. The time needed to extract the information of the whole array is practically the time needed to extract the information of a single sensor. However, each sensor needs its own circuit for conditioning and AD conversion. For this reason, for large size arrays this configuration can be very costly in terms of area and energy consumption.
With the aim of alleviating this problem, a resistive sensor array can be distributed in the shape of a two-dimensional matrix of M rows and N columns. There are several sensors sharing the rows and columns in this array access (AA) configuration, but in such a way that the information of a single sensor can be accessed by selecting a row and a column. Therefore, the number of cables from the array is reduced to M + N and the number of necessary circuits to scan the information would be M or N depending on the type of array. In addition to this, additional circuits are needed to carry out sensor addressing. On the other hand, the time needed to extract the information of the whole array is the result of multiplying the time used in scanning a sensor by the number of N columns or M rows of the array plus the time required in multiplexing. This same solution has to be used if the construction of the sensor already has a structure of rows and columns and its output comes through M + N wires, as in [2, 4] . A second possibility to further reduce the circuitry which carries out AD conversion is the increase of the multiplexing of the information of the array in such a way that only one element is scanned at a time. This solution is obviously slower and the multiplexing circuits are more complicated.
The last two strategies to scan a resistive sensor array show, in addition to the increase of the time needed to access the information, the so-called crosstalk effect [11, [18] [19] [20] [21] [22] [23] . This effect happens when the resistance values of other elements of the array have an impact on the measurement of the resistance of the element which is being scanned. Because of this effect, resistance measurements show a certain degree of error when the structures mentioned above are used. For instance, errors of 30% are obtained for a 4ˆ4 array with resistors in a range between 100 Ω and 1000 Ω (using buffers with internal resistance of 10 Ω to address the rows) [24] , despite the use of four operational amplifiers to reduce crosstalk. This error can be reduced with more complex circuits including calibration techniques to improve the readout accuracy [25] or including analog switches and an additional OA [24] . Therefore, for accurate and fast readings without these complex circuits, the only solution is accessing each of the elements of the array individually and without multiplexing.
The solution used in this paper avoids resistive crosstalk, providing accuracy in the measurement as in a SA configuration, while having the intermediate speed and intermediate hardware cost of an AA configuration. The structure of the array is divided into rows and columns, but now, in each column, all sensors share a terminal while the other is individual (row access configuration, RA). Therefore, the sensor would have (M + 1)¨N cables and the information of N sensors will be accessed simultaneously. The signal conditioning circuit is only one capacitor in each column, which is also part of the circuit for AD conversion (for our case a time-to-digital conversion). This is carried out by using an FPGA as in [26] instead of microcontrollers [27] . This configuration, with some modifications, can be applied to other sensors (capacitive or inductive) that provide a time-modulated signal that can be directly measured in the digital domain [28, 29] .
Another reason to use this array configuration lies in the need of calibrating the measurement of resistive sensors. There is extensive literature on calibration of single sensors [26, [30] [31] [32] [33] , but not on calibration of resistive sensor arrays. In general, calibration is necessary to avoid errors in the measurement of parameters which are used in the determination of resistance values. In an AA type sensor, for best accuracy, M¨N calibration resistors would also be needed, as the values of the capacitors which are used by each resistor of the array have to be calibrated as well. Calibrating the threshold voltage which makes digital devices go from detecting a 1-logic to a 0-logic would also be necessary if microcontrollers or FPGAs are used for AD conversion. This greatly complicates the total hardware of the system. However, only N calibration elements are necessary if an array with an RA configuration is used.
FPGAs have a large number of input/output ports which can be connected directly to the array, avoiding the need of additional circuits. They also allow for parallel processing of the digital information obtained simultaneously from the N sensors. For this reason, a circuit with a direct sensor-FPGA connection seems to be the best option. This type of architecture was shown in [34] , however, the effects on precision and accuracy of having M sensors sharing the conditioning circuit and AD conversion were not studied, or the limitations this imposes on the number of rows that the array can have, or the hardware requirements of the FPGA to carry out sensing functions.
A characterization of this configuration of the sensor which takes into account all the facts mentioned above is carried out in this paper. The results are obtained experimentally using a circuit which will simulate the operation of a tactile sensor array, from discrete known resistors. Finally, the accuracy of the circuit will be analyzed with several techniques.
The structure of this paper is as follows: Section 2 describes the architecture and the operation mode of the proposed circuit of direct connection with an RA configuration; Section 3 studies what we will refer to as RC crosstalk, which derives from the RA configuration of the circuit; Section 4 explains how to assess all components which have an impact on uncertainty in time measurement of the resistors of the matrix; Section 5 describes the materials and procedures used for the implementation of the circuit; Section 6 shows the experimental results obtained and analyses the consequences of using different calibration techniques to estimate resistance values in the array. The conclusions section closes the paper. Figure 1 shows the proposed architecture as a direct interface to a tactile sensor with an RA configuration. As can be observed, there is no physical multiplexing circuit outside of the FPGA. The number of pins needed in the FPGA to address the sensor array is (M + 1)¨N. In the array, each R ij resistor is connected to a P ij pin in the FPGA which can be set as output (supplying voltages close to 0 V or to V DD ) or in high impedance (HZ). The common cable to all sensors of a column is connected to a C j capacitor and to a PV j pin of the FPGA which can be set as input/output (I/O). Additionally, each column has an extra R cj resistor (not a sensor) connected to the P cj pin, which is used for calibration purposes, as described further in this paper. Obviously, the maximum size of the sensor will be determined by the number of pins available in the FPGA, although this is not currently a severe limitation, as FPGAs with ranges of hundreds of pins can be found for use [35] .
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Sensors 2015, 15, 181 3 information obtained simultaneously from the N sensors. For this reason, a circuit with a direct sensor-FPGA connection seems to be the best option. This type of architecture was shown in [34] , however, the effects on precision and accuracy of having M sensors sharing the conditioning circuit and AD conversion were not studied, or the limitations this imposes on the number of rows that the array can have, or the hardware requirements of the FPGA to carry out sensing functions.
The structure of this paper is as follows: Section 2 describes the architecture and the operation mode of the proposed circuit of direct connection with an RA configuration; Section 3 studies what we will refer to as RC crosstalk, which derives from the RA configuration of the circuit; Section 4 explains how to assess all components which have an impact on uncertainty in time measurement of the resistors of the matrix; Section 5 describes the materials and procedures used for the implementation of the circuit; Section 6 shows the experimental results obtained and analyses the consequences of using different calibration techniques to estimate resistance values in the array. The conclusions section closes the paper. Figure 1 shows the proposed architecture as a direct interface to a tactile sensor with an RA configuration. As can be observed, there is no physical multiplexing circuit outside of the FPGA. The number of pins needed in the FPGA to address the sensor array is (M + 1)·N. In the array, each Rij resistor is connected to a Pij pin in the FPGA which can be set as output (supplying voltages close to 0 V or to VDD) or in high impedance (HZ). The common cable to all sensors of a column is connected to a Cj capacitor and to a PVj pin of the FPGA which can be set as input/output (I/O). Additionally, each column has an extra Rcj resistor (not a sensor) connected to the Pcj pin, which is used for calibration purposes, as described further in this paper. Obviously, the maximum size of the sensor will be determined by the number of pins available in the FPGA, although this is not currently a severe limitation, as FPGAs with ranges of hundreds of pins can be found for use [35] . The reading process of each row of the array has two phases. Firstly, in the charge phase, C j capacitors are charged by setting PV j pins as output to a '1' level while all P ij pins are kept in HZ. Then, in the discharge phase, a whole row is selected by setting its corresponding I/O pins to '0'. For instance, pins P k1 , . . . P kN are set to '0' while the remaining P ij pins, are kept in HZ. Simultaneously, all PV j pins are selected as input to be able to measure the V j voltage of the C j capacitor which is being discharged. A set of timers are started in the FPGA at the beginning of this discharging phase and their counts are stopped when the low threshold (VT j ) is reached at the related column pins. VT j is the voltage in which the FPGA detects a '0' logic in PV j . Therefore, a whole row is read in parallel. The process is repeated for the M rows of the array and the calibration row.
The purpose of the calibration resistor is to avoid having to know the C j , VT j and V DD values, because these are normally difficult to measure. In addition, C j and VT j depend on power voltage supply or temperature and they can drift with time. As there is only one calibration resistor, it would seem that the method used is what is known in the literature as a single-point calibration [27] . According to this method, if when row i is selected, the discharge time measured for the C j capacitor is ∆t ij , and when the calibration row is selected, the time is ∆t cj , then the R ij resistance value is determined by:
where R cj is a value decided by the designer. However, this calibration method does not take into account the output resistance RB j of the FPGA buffers (around 10 Ω for the FPGA of this paper) which are connected in series to R ij and R cj . For this reason, if Equation (1) is used, a mistake is made in the estimation of resistance value. More accuracy could be obtained if the two-point calibration method is used [27] . However, adding an additional row of calibration is then necessary, resulting in an increase of hardware in the circuit. A calibration solution which takes into account RB i resistances, and uses a single calibration resistor is proposed in [36] . The method consists on using off-time calibration (outside of the normal operation of the sensor) where, by using different resistors and measuring their discharge time, a relationship can be established between R ij and R cj . It is shown that the adjustment of the experimental data using a linear function is sufficiently accurate, resulting in the following relationship:
with α and B as constants and where ∆t 1 ij would be the time used for discharging C j through R ij during off-time calibration. ∆t 1 cj must also be measured during off-time calibration. This is the time used in the discharge through R cj (calibration resistor which will be used during the normal operation of the sensor). By using this time value, Equation (2) R ij can be calculated as follows:
where A = R cj´B . Using Equation (3), during the normal operation of the circuit, the value of R ij can be calculated by measuring the ∆t ij and ∆t cj times:
This way of obtaining R ij is similar to that of a single-point calibration but taking the RB i buffer resistances into account and, therefore, with an accuracy which is similar to that of a two-point calibration. We will refer to this procedure as the off-on time method. This technique has the drawback of requiring prior pre-calibration, although the hardware is simpler, so the cost is reduced. Moreover, the time required to scan the array decreases when compared with that of the two-point calibration method, and the power consumption is also lower. Although in principle there is no crosstalk in Equation (4), it must be noted that this expression does not take stray capacitors which appear in the FPGA pins into account, which are in HZ state when an array row is read. This originates what will be referred to as RC crosstalk in this paper, which will be studied in detail in the following section. Figure 2 shows the detail of the j column of the circuit when the discharge of C j is being measured through the R ij resistor. Cp kj with k ‰ i are the capacitors which group all stray capacitors connected to P ij pins in HZ state in the FPGA. By analyzing Figure 2 , it can be observed how all stray capacitors have an impact on the discharge process of C j . Moreover, the impact is not always the same, as the resistors which link them to C j also vary. In Figure 2 , it has been assumed that the discharge of the Cp ij capacitor is very fast compared to that of C j , (and it is true, as RB i << R ij and Cp ij << C j ). Although in principle there is no crosstalk in Equation (4), it must be noted that this expression does not take stray capacitors which appear in the FPGA pins into account, which are in HZ state when an array row is read. This originates what will be referred to as RC crosstalk in this paper, which will be studied in detail in the following section. Figure 2 shows the detail of the j column of the circuit when the discharge of Cj is being measured through the Rij resistor. Cpkj with  k i are the capacitors which group all stray capacitors connected to Pij pins in HZ state in the FPGA. By analyzing Figure 2 , it can be observed how all stray capacitors have an impact on the discharge process of Cj. Moreover, the impact is not always the same, as the resistors which link them to Cj also vary. In Figure 2 , it has been assumed that the discharge of the Cpij capacitor is very fast compared to that of Cj, (and it is true, as RBi << Rij and Cpij << Cj). 
RC Crosstalk

Vj(s)
is the voltage of Cj in the Laplace variable, during the discharge process. Its value is determined by:
where IL is the current which discharges the capacitor and VDD is its initial charging voltage. On the other hand, for each IK with k ≠ i:
while:
Solving for IL in Equation (5), Ik in Equation (6) and taking into account that:
where k = M + 1 indicates the calibration row, the equation is:
solving for Vj(s): V j (s) is the voltage of C j in the Laplace variable, during the discharge process. Its value is determined by:
where I L is the current which discharges the capacitor and V DD is its initial charging voltage. On the other hand, for each I K with k ‰ i:
Solving for I L in Equation (5), I k in Equation (6) and taking into account that:
solving for V j (s):
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and finally:
Some facts are clear from Equation (11) . Firstly, V j (s) is not only the discharge voltage of a capacitor with a single pole; it has M + 1 poles and M zeros. Equation (11) also shows crosstalk appearance, as V j (s) is not only a function of R ij and C j ; it also depends on the rest of the resistors of the column (R kj ) and on the Cp kj stray capacitors associated to each pin in the column (this is where the name RC crosstalk comes from).
Secondly, if Cp kj << C j , Equation (11) is reduced to:
which is the discharge equation through an only capacitor. Therefore, the higher C j is, compared to Cp kj , the lower the crosstalk will be. Reducing Cp kj implies making a good design of the sensor and of the control circuit. However, there are terms composing Cp kj which cannot be reduced, such as FPGA pin capacitance or that of their contacts with the wiring of the sensors (once the PCB technology of the sensors has been selected). The dependency with R kj can also be observed in Equation (11) . But this term cannot be varied as it is the resistance of the sensors themselves. Although RC crosstalk has been analyzed in a sensor array, it will also appear if any of the calibration techniques mentioned in Section 2 are used. This situation occurs even when a single sensor is calibrated. Figure 3 shows a circuit for the measurement of an R X resistor, with two calibration resistors, R C1 and R C2 . As shown in the figure, R C1 and R C2 resistors are associated with two parasitic capacitors, Cp C1 and Cp C2 .
Some facts are clear from Equation (11) . Firstly, Vj(s) is not only the discharge voltage of a capacitor with a single pole; it has M + 1 poles and M zeros. Equation (11) also shows crosstalk appearance, as Vj(s) is not only a function of Rij and Cj; it also depends on the rest of the resistors of the column (Rkj) and on the Cpkj stray capacitors associated to each pin in the column (this is where the name RC crosstalk comes from).
Secondly, if Cpkj << Cj, Equation (11) is reduced to:
which is the discharge equation through an only capacitor. Therefore, the higher Cj is, compared to Cpkj, the lower the crosstalk will be. Reducing Cpkj implies making a good design of the sensor and of the control circuit. However, there are terms composing Cpkj which cannot be reduced, such as FPGA pin capacitance or that of their contacts with the wiring of the sensors (once the PCB technology of the sensors has been selected). The dependency with Rkj can also be observed in Equation (11) . But this term cannot be varied as it is the resistance of the sensors themselves. Although RC crosstalk has been analyzed in a sensor array, it will also appear if any of the calibration techniques mentioned in Section 2 are used. This situation occurs even when a single sensor is calibrated. Figure 3 shows a circuit for the measurement of an RX resistor, with two calibration resistors, RC1 and RC2. As shown in the figure, RC1 and RC2 resistors are associated with two parasitic capacitors, CpC1 and CpC2. 
Measurement Uncertainty Analysis
Equation (11) also helps us find the maximum ∆tmax ij and the minimum ∆tmin ij times used by the FPGA to detect a 0-logic in the discharge process through R ij . Then, if R kj tends to 0, Equation (11) would be:
with:
On the other hand, if R kj Ñ 8 then, we find again that Equation (11) transforms into Equation (12) . Then, the time needed to discharge C j at a VT j voltage using Equation (11) is limited by discharge times at that same voltage of two RC circuits with capacitors of different values and the same resistor. This is:
Therefore, ∆tmax ij < ∆t ij < ∆tmix ij and, its exact value will depend on the rest of the resistors. Another way of interpreting these results involves considering ∆t ij as a statistical variable with its corresponding probability density function and standard deviation, σ(∆t ij ). Depending on the process followed to find the value of Equations (15) and (16), the probability density function of ∆t ij will depend on the range of values of the R kj resistors, in such a way that the smaller the range they can vary, the smaller σ(∆t ij ) will be. On the other hand, the standard deviation value will also be smaller, the smaller the difference between Ceq ij and C j is, or, in other words, the smaller the sum of the values of Cp kj is. But, as has been mentioned earlier, this has a technological limitation which imposes a minimum value to σ(∆t ij ). It can also be observed how an increase in the number of M rows in the array, increases the value of the sum of Cp kj , and therefore of σ(∆t ij ). If what we are interested in is the relative standard deviation, σ(∆t ij )/∆t ij , this is, according to Equations (15) and (16), a function of Ceq ij /C j and of the probability density function of the resistances. Therefore, a possibility to reduce this, is the increase of C j , but this is inconsistent with the sensing speed of the array. Consequently, there is a tradeoff between speed and accuracy in the measuring of resistances. This same effect also appears in the case of a sensor with only one component, where an increase of the capacitor to be discharged also implies an increase in accuracy, in this case, related to the reduction of the error term due to quantification [27] . Obviously, this quantification error also appears in the measures of the resistances of the array. Therefore, and in sum, the measuring of the ∆t ij time, corresponding to a specific resistor of the array, has as uncertainty resources related to other sensors: the values of the other resistors of the array and the existence of Cp kj capacitors. This causes a first source of uncertainty, crosstalk uncertainty, σ crosstalk (∆t ij ). The other sources of uncertainty that a single sensor which is not part of an array would have, must be added to this: u(z) quantification noise and the noise in V DD , VT j and C j , which generate what we will refer to as trigger noise uncertainty, σ trigger (∆t ij ).
The same procedure can be followed if the aim is to measure the time needed to get a 0-logic for the calibration resistor (∆t cj ). This time value will also be a random variable with extreme values determined by:
17)
where:
Cp k j (19) and therefore, with its own standard deviation, σ(∆t cj ). It must be noted that the differences between the ∆t ij and ∆t cj values are not only determined by the different R ij and R cj resistance values, but also because, in general, Ceq cj ‰ Ceq ij with i ‰ c, due to the different capacitors associated to the wiring which links each sensor with its corresponding pin in the FPGA (these differences can become very small with a careful design and adequate technology, although they will always exist). This also shows that if the position of the resistors in a column was changed (with the exception of that for calibration) variations in their values would appear. Then, as it has been shown with R cj , there is a third source of uncertainty associated to the difference between the capacitances of the nodes in a column. This will originate a standard deviation in time measurement which will be referred to as σ column (∆t ij ). It could also be argued that there is noise due to the position in the same row but in different columns. However, assuming that the distribution of resistance values is independent of the rows and that the variation in the Cp ij capacitors is identical in all columns, this noise would only be due to the variations in C j . This is compensated through the calibration circuit of each column, so it is considered as insignificant. Therefore, uncertainty in ∆t ij measurement, can be expressed by:
as the three terms inside the root are independent of each other. Noise due to quantification, upzq " T s { ? 12, should be added to this deviation [37] , where T s is the period of time of the counter which measures discharge time. Although uncertainty in V DD , VT j and C j values can be compensated using Equation (4) (reducing then the values of all terms inside the root), there is still uncertainty in measurement due to RC crosstalk. According to Equations (15) and (16) , there are three possibilities to reduce the relative impact of crosstalk: the first one is in the increase of C j , but, as we have mentioned before, this reduces the scanning speed of the array. The second possibility is the reduction of the Cp ij terms, but this (once a careful design of the system has been carried out) is limited by technology and the number of rows in the array. The third possibility is the limitation in the range of values of the resistors of the array, but obviously, this can only be achieved in some very specific sensors. Therefore, although the RA structure of the sensor array does not show the typical resistive crosstalk, there exists what has been referred to as RC crosstalk and which, therefore, has to be assessed.
Assessment Method of Uncertainty in Measurement
A naive method for uncertainty assessment in ∆t ij measurement would be to perform a set of measurements for each of the sensors of the array, varying the resistors of the remaining sensors in each of the measurements, obtaining then the maximum ranges of variation. However, the use of this method of characterization is a difficult task to undertake, as the number of sensors in an array is not usually a small number, even in our case where a "reduced" 7ˆ8 sensor array has been used.
The aim of this paper is to propose the assessment of total uncertainty in the measurement of any resistor of the array based on the independency of uncertainties due to crosstalk, column and trigger by using Equation (20) .
For this reason, a circuit simulating by means of resistors the different values which can be read from all positions of an array with RA configuration has been designed. The circuit, obviously, includes an FPGA and the necessary capacitors for time-to-digital conversion. The assessment method of uncertainty in measurement comprises the following steps: firstly, a set of sufficient resistor values which approximately divide the range of the sensor in uniform sections is selected (8 in our case). Each of these resistors is placed in successive tests in the M rows of a column of the array selected for characterization. The remaining resistors of the column take the mean value in the range. Then, a set of Q time measurements are carried out (∆t ij ). The process is repeated M times changing the position of the resistor in a circular manner, in such a way that M¨Q time measures are obtained for each resistor. This set of times has a standard deviation which is due both to trigger uncertainty and to position uncertainty in the column, with variance σ 2 trigger`column . To get the value of each of these terms σ 2 trigger and σ 2 column (for each resistor), the following procedure is proposed. From a set of Q measurements carried out in each row, M σ 2 trigger values are obtained. These values should be very similar for all rows, and the mean of these values is the final estimation of σ 2 trigger . Because they are independent sources of uncertainty, its variance is σ 2 trigger`column " σ 2 trigger`σ 2 column and therefore σ 2 column could be calculated as:
σ crosstalk can be found with the following procedure: a row in the column used for the set of previous measurements is selected. Each of the eight resistors will be placed in this position of the array. Two sets of Q measurements will be carried out for each resistor. In the first set of Q measurements, the minimum value resistor in the sensor is added to the selected resistor in the remaining positions of the column. In the second set of Q measurements, minimum value resistors are replaced by those with maximum values. Then we find the ∆tmax maximum and ∆tmin minimum time values for the 2¨Q measures, and their difference ∆tmax´∆tmin, will be the estimator used to find the range of ∆t ij values for each resistor due to RC crosstalk. Finally, assuming that the values of the sensor resistors have a uniform distribution and, therefore, ∆t ij as well, for each resistor, the σ crosstalk value can be calculated as:
where again we can solve for σ crosstalk :
Therefore, the value of σ(∆t ij ) can be obtained for each resistor by using Equation (20) . Quantification uncertainty, u(z), should be added to this, obtaining then a total uncertainty value, σ T (∆t ij ), determined by:
Uncertainty in the whole range will be the maximum value of all uncertainties obtained.
Materials and Methods
The circuit in Figure 4 follows the diagram proposed in Figure 1 . It has been made using a Xilinx Spartan3AN FPGA (XC3S50AN-4TQG144C) [35] and an oscillator circuit based on crystal quartz with an operating frequency of 50 MHz. Each of the eight capture modules has a 14-bit counter, with a 20 ns time base. The maximum current that an output buffer of the FPGA can sunk for maintaining the digital signal integrity of the outputs is 24 mA. For currents above 24 mA the output voltage of the buffer that drives the row is higher than that identified as a '0' logical value, the output transistor is not in the ohmic region and the resistance of the buffer RB j changes significantly. However, it is possible to add a resistance in series with the one that is measured to limit the current and this does not alter the procedure described above.
The design rules recommended by the manufactures of the FPGA are applied rigorously so that noise impact affecting VT j causes the smallest uncertainty possible in measurement. This FPGA works with independent supply voltages for the input/output blocks and the digital processing core where the rest of the circuitry resides. The use of two independent voltage regulators is then necessary in order to reduce the influence of the activity of the core in the input/output buffers. The selected regulators, TPS79633 [38] for the voltage of the input/output banks supplied at 3.3 V and TPS79912 [39] for the voltage of the core at 1.2 V, have extremely low values in their output voltage, both for dropout voltage during maximum charge as well as for output voltage noise (40 µV RMS). Also, they only need a few external components for correct operation, which make them ideal for devices where the area occupied by the circuit is large. For each of the four buffer banks included in the FPGA, a battery of decoupling capacitors of different values in a position very close to the supply inputs are used. These are connected through two supply planes; the first one for the 3.3 V voltage and the other for GND. The printed circuit board where the circuit is mounted on has been manufactured with a FR-4 fiberglass substrate and four layers, leaving internal layers for supply planes and external layers for the remaining signals. 
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The design rules recommended by the manufactures of the FPGA are applied rigorously so that noise impact affecting VTj causes the smallest uncertainty possible in measurement. This FPGA works with independent supply voltages for the input/output blocks and the digital processing core where the rest of the circuitry resides. The use of two independent voltage regulators is then necessary in order to reduce the influence of the activity of the core in the input/output buffers. The selected regulators, TPS79633 [38] for the voltage of the input/output banks supplied at 3.3 V and TPS79912 [39] for the voltage of the core at 1.2 V, have extremely low values in their output voltage, both for dropout voltage during maximum charge as well as for output voltage noise (40 µV RMS). Also, they only need a few external components for correct operation, which make them ideal for devices where the area occupied by the circuit is large. For each of the four buffer banks included in the FPGA, a battery of decoupling capacitors of different values in a position very close to the supply inputs are used. These are connected through two supply planes; the first one for the 3.3 V voltage and the other for GND. The printed circuit board where the circuit is mounted on has been manufactured with a FR-4 fiberglass substrate and four layers, leaving internal layers for supply planes and external layers for the remaining signals. The resistor array to be measured is composed of ten rows by eight columns with an RA structure. As has been mentioned, the RA structure makes columns electrically independent between them; therefore the experimental tests are focused on the study of a single column and the ten resistors which can be measured through an only input port, although the design has been made to allow for 80 resistors to be placed.
As indicated earlier, the sensor to be modeled is composed of seven rows and eight columns. Three additional rows have been added in order to asses different calibration methods. Two of them will then be used for a two-point calibration, which will have resistors placed approximately within 15% and 85% of the range where measuring is to be carried out [40] . The third row will use a resistor in approximately 50% of the range which will be used either for a single-point calibration or for the off-on time method, using Equation (4) . Figure 5a shows a detail of the implemented electrodes array which is going to be simulated with discrete resistors. Each sensor is connected to a solid and oval inner electrode through which the terminal of the sensor is accessed individually. On the other hand, the outer electrodes enclose the inner electrodes. It can be observed how all outer electrodes in a column (horizontally in the image) are connected between them, forming the common terminal of the column. Electrodes are placed in a PCB with "Rigiflex" technology of four layers and an IPC-6013 reference standard [41] . The resistor array to be measured is composed of ten rows by eight columns with an RA structure. As has been mentioned, the RA structure makes columns electrically independent between them; therefore the experimental tests are focused on the study of a single column and the ten resistors which can be measured through an only input port, although the design has been made to allow for 80 resistors to be placed.
As indicated earlier, the sensor to be modeled is composed of seven rows and eight columns. Three additional rows have been added in order to asses different calibration methods. Two of them will then be used for a two-point calibration, which will have resistors placed approximately within 15% and 85% of the range where measuring is to be carried out [40] . The third row will use a resistor in approximately 50% of the range which will be used either for a single-point calibration or for the off-on time method, using Equation (4) . Figure 5a shows a detail of the implemented electrodes array which is going to be simulated with discrete resistors. Each sensor is connected to a solid and oval inner electrode through which the terminal of the sensor is accessed individually. On the other hand, the outer electrodes enclose the inner electrodes. It can be observed how all outer electrodes in a column (horizontally in the image) are connected between them, forming the common terminal of the column. Electrodes are placed in a PCB with "Rigiflex" technology of four layers and an IPC-6013 reference standard [41] . Figure 5b shows the sheet of discrete piezoresistive material (divided into rectangular sections) which is placed on the electrode matrix. When pressing the sheet, the resistance between the inner and outer electrodes varies. The sheet has been developed by CIDETEC and the range or resistor values can vary approximately between 7400 Ω for pressures of a few kPa to a few dozens of ohms for high pressures.
Sensors 2015, 15, 181 Figure 5b shows the sheet of discrete piezoresistive material (divided into rectangular sections) which is placed on the electrode matrix. When pressing the sheet, the resistance between the inner and outer electrodes varies. The sheet has been developed by CIDETEC and the range or resistor values can vary approximately between 7400 Ω for pressures of a few kPa to a few dozens of ohms for high pressures. 84 Ω (which includes the resistance value of approximately 50% of the range, 3687.49 Ω). As for the capacitor, one with a 47 nF nominal value is selected, which complies with the design rules proposed in [33] for the constant of optimal time which minimizes relative standard uncertainty in measurement. Also, with a capacitor with this value, the sum of time values in the input/output cycles for the ten rows of the matrix allows reaching sampling rates which are higher than 200 tactile frames per second. The power consumptions of the FPGA without connecting the sensor array is 78 mA @ 50 MHz and it increases at a rate of 1 mA per column for a capacitor of 47 nF in our example implementation.
Results and Discussion
The aim of this section is to perform uncertainty and accuracy assessment in the measurement of resistance values in the circuit shown in the previous section. For this, the methodology proposed in Section 3 with Q = 500 will be followed. Table 1 shows the results for uncertainty obtained with the eight resistors used, where the indications proposed in [36] have been followed to design the capture module. The effective number of bits in time measuring (ENOB) obtained from σT is 10.14 bits. To analyze the loss of precision due to the increase in the number of rows of the array, σT has been measured for a situation in which there is only one resistor to be measured, as well as those for calibration. 84 Ω (which includes the resistance value of approximately 50% of the range, 3687.49 Ω). As for the capacitor, one with a 47 nF nominal value is selected, which complies with the design rules proposed in [33] for the constant of optimal time which minimizes relative standard uncertainty in measurement. Also, with a capacitor with this value, the sum of time values in the input/output cycles for the ten rows of the matrix allows reaching sampling rates which are higher than 200 tactile frames per second. The power consumptions of the FPGA without connecting the sensor array is 78 mA @ 50 MHz and it increases at a rate of 1 mA per column for a capacitor of 47 nF in our example implementation.
The aim of this section is to perform uncertainty and accuracy assessment in the measurement of resistance values in the circuit shown in the previous section. For this, the methodology proposed in Section 3 with Q = 500 will be followed. Table 1 shows the results for uncertainty obtained with the eight resistors used, where the indications proposed in [36] have been followed to design the capture module. The effective number of bits in time measuring (ENOB) obtained from σ T is 10.14 bits. To analyze the loss of precision due to the increase in the number of rows of the array, σ T has been measured for a situation in which there is only one resistor to be measured, as well as those for calibration. Table 2 shows a comparison between the results obtained and those of Table 1 As for accuracy in the estimation of resistance values, the results obtained with the traditional single-point and two-point calibration methods are going to be compared with those of the off-on time method indicated in Section 2.
In order to carry out this comparison, as mentioned in Section 5, three additional rows were added for the different calibration methods. In these rows, resistors with 15% (1300 Ω), 85% (5820 Ω) and 50% (3680 Ω) values are placed. Therefore, we can assess all calibration methods in the same test.
For the off-on time method, the calibration curve has to be assessed first. This is done by placing the eight resistors shown in Table 1 in the same position. Two sets of tests are performed for each resistor, 500 measurements with the remaining resistors in the column with minimum values and another 500 with the resistors with maximum values. A linear adjustment is carried out from these 8000 measures [36] . Therefore, coefficients A and B of Equation (4) Table 3 shows maximum absolute error values obtained from each of the three groups of 500 measurements. The last two rows show maximum absolute and relative errors in any circumstance. As shown in Table 3 , the errors for the two-point calibration and the on-off time calibration methods show very similar values. On the other hand, as expected, the errors for the single-point method are of a higher order of magnitude. As the on-off time method uses only one calibration resistor, it seems to be a better solution, because it uses simpler hardware and less time is needed to scan the whole matrix. Figure 6 shows the maximum absolute error for any condition using the three calibration methods.
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As shown in Table 3 , the errors for the two-point calibration and the on-off time calibration methods show very similar values. On the other hand, as expected, the errors for the single-point method are of a higher order of magnitude. As the on-off time method uses only one calibration resistor, it seems to be a better solution, because it uses simpler hardware and less time is needed to scan the whole matrix. Figure 6 shows the maximum absolute error for any condition using the three calibration methods. 
Conclusions
This paper presents a direct connection circuit between an FPGA and a resistive sensor array which allows for parallel measuring of certain resistors of the array (a whole row). The addressing technique used (RA configuration) avoids the typical resistive crosstalk between the resistors of the array. For this, an input/output pin is used in each of the electrodes in the matrix. Although crosstalk is then avoided between resistors measured in parallel (those from one same row), there is another element, RC crosstalk, which affects uncertainty when measuring discharge time in capacitors (and which is used to estimate resistance) causing a reduction in the effective number of bits in time-digital conversion (ENOB).
The implementation of a circuit to perform a set of tests has been carried out. These tests simulate, with discrete resistors of known values, the behavior of a specific tactile sensor. The range of resistor values which has been assessed goes from 200 Ω to 7350 Ω.
In this case, the total uncertainty which includes all studied components (σtrigger, σcrosstalk and σcolumn) and also quantification noise, results in an ENOB of 10.14 bits. Besides the precision in the estimation of the resistance values, a study of accuracy has been performed by using different calibration techniques avoiding having to know certain values which are difficult to measure (Cj, VTj and VDD), which could change with time and temperature.
From the calibration methods analyzed, the off-on time method, based on an adjustment to a linear function from data obtained in an operation mode previous to the normal mode, provides similar results to those of the two-point calibration technique, but only with the need of a reference resistor. Therefore both the hardware and the sampling time of the whole matrix are reduced. The maximum relative error obtained with this method has been 0.066% 
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